This CVE ID has been rejected or withdrawn by its CVE Numbering Authority.
Metrics
Affected Vendors & Products
No data.
No data.
No data.
References
History
Mon, 03 Mar 2025 09:45:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| Weaknesses | NVD-CWE-noinfo | |
| CPEs | ||
| Vendors & Products |
Linux
Linux linux Kernel |
|
| References |
|
|
Mon, 03 Mar 2025 08:30:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| Description | In the Linux kernel, the following vulnerability has been resolved: clk: imx: Remove CLK_SET_PARENT_GATE for DRAM mux for i.MX7D For i.MX7D DRAM related mux clock, the clock source change should ONLY be done done in low level asm code without accessing DRAM, and then calling clk API to sync the HW clock status with clk tree, it should never touch real clock source switch via clk API, so CLK_SET_PARENT_GATE flag should NOT be added, otherwise, DRAM's clock parent will be disabled when DRAM is active, and system will hang. | This CVE ID has been rejected or withdrawn by its CVE Numbering Authority. |
| Title | clk: imx: Remove CLK_SET_PARENT_GATE for DRAM mux for i.MX7D | kernel: clk: imx: Remove CLK_SET_PARENT_GATE for DRAM mux for i.MX7D |
Thu, 13 Feb 2025 00:45:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| Weaknesses | CWE-502 |
Fri, 29 Nov 2024 21:00:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| First Time appeared |
Linux
Linux linux Kernel |
|
| Weaknesses | NVD-CWE-noinfo | |
| CPEs | cpe:2.3:o:linux:linux_kernel:*:*:*:*:*:*:*:* | |
| Vendors & Products |
Linux
Linux linux Kernel |
Fri, 22 Nov 2024 14:00:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| References |
| |
| Metrics |
threat_severity
|
cvssV3_1
|
Fri, 08 Nov 2024 05:45:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| Description | In the Linux kernel, the following vulnerability has been resolved: clk: imx: Remove CLK_SET_PARENT_GATE for DRAM mux for i.MX7D For i.MX7D DRAM related mux clock, the clock source change should ONLY be done done in low level asm code without accessing DRAM, and then calling clk API to sync the HW clock status with clk tree, it should never touch real clock source switch via clk API, so CLK_SET_PARENT_GATE flag should NOT be added, otherwise, DRAM's clock parent will be disabled when DRAM is active, and system will hang. | |
| Title | clk: imx: Remove CLK_SET_PARENT_GATE for DRAM mux for i.MX7D | |
| References |
|
|
MITRE
Status: REJECTED
Assigner: Linux
Published:
Updated: 2025-03-03T08:16:01.884Z
Reserved: 2024-10-21T19:36:19.965Z
Link: CVE-2024-50181
Vulnrichment
No data.
NVD
Status : Rejected
Published: 2024-11-08T06:15:15.390
Modified: 2025-03-03T09:15:24.317
Link: CVE-2024-50181
Redhat